Mastering AI Chip Complexity
Explore challenges and solutions in AI chip development
Download eBook
Analog & Mixed-Signal Design
Analog &
Mixed-Signal Design
The Synopsys Custom Design Family is a unified suite of design and verification tools that accelerates the development of robust analog and mixed-signal designs. The family features Custom Compiler™, a fast, easy-to-use design and layout solution, PrimeSim™ solution which delivers industry-leading circuit simulation performance, and best-in-class technologies for parasitic extraction, reliability analysis, and physical verification.
Key Benefits
Explore Synopsys Custom Design Family
Overview
Analog circuits are the foundation of all electronics and analog circuit design requires a multitude of tools for accurate simulation and analysis of these circuits. Synopsys Custom Compiler is a powerful solution for custom analog and mixed-signal schematic and layout design. It is built on the industry leading custom infrastructure which allows a rich set of functionality and a base to integrate any Synopsys or 3rd party tool. Combined with the PrimeWave Design Environment, designers have an open and flexible simulation setup, waveform viewing and post-processing solution, providing full-cycle design and reliability analysis for analog, RF and mm-wave designs. PrimeSim offers a full suite of small-signal and large-signal analog and RF simulation capabilities as well as ML-based High-Sigma Monte Carlo analysis.
Key Features
Analog Design
High Speed Design
Photonic IC
RF & mmWave
Testimonials
"Our long history of collaboration with Synopsys continues to benefit mutual customers who are migrating existing analog designs to next-generation TSMC processes, with productive and time to market gains."
Dan Kochpatcharin,
|Head of Design Infrastructure Management Division at TSMC
"We are pleased that the 8nm RF design reference flow and design solution kit that we developed in close collaboration with Ansys and Synopsys will support our mutual customers in meeting the demands of growing design complexity in today's hyper-connected world."
Sangyun Kim
|Corporate Vice President of the Foundry Design Technology Team at Samsung Electronics
"Synopsys gave us a superior solution for advanced node custom design, which helped us meet aggressive power, performance and area targets for our high-speed connectivity IP."
Tony Pialis
|Alphawave founder and CEO
"The Analog Circuit Check technology of PrimeSim Reliability Analysis solution accelerated the reliability signoff on our analog IPs by enabling detection of critical design issues early in the design cycle."
Vivek Bhan
|Senior Vice President, Custom Mixed Signal Business Group at Renesas
"The mmWave design reference flow that Synopsys, Ansys and Keysight have developed for TSMC's 16FFC process benefits from its superior performance and power consumption advantage for a tightly integrated solution that enhances productivity and quality-of-results for 5G/6G SoCs."
Dan Kochpatcharin
|Head of Design Infrastructure Management Division at TSMC
"The full-custom flow we are deploying, based on the Synopsys Custom Design Platform integrated with Keysight RFPro, provides our designers with an accelerated predictive process for creating high-quality full-custom RF, analog and mixed-signal ICs."
Tomi-Pekka Takalo
|CEO at CoreHW
"Recognizing Synopsys with six 2022 TSMC OIP Partner of the Year awards highlights our appreciation for the deep impact our collaboration continues to have on advanced semiconductor design."
Dan Kochpatcharin
|Head of Design Infrastructure Management Division at TSMC
Customer Testimonial Videos
Ensuring Robustness of Full-Memory IP
Ashish Kumar, Sr. Manager, Memory IP division at STMicroelectronics India, discusses how ST uses the Sigma Amplification technology within CustomSim to run 4+sigma Monte Carlo analysis on memory critical paths with far fewer samples than conventiona
Video Player is loading.
Current Time 0:00
/
Duration 2:34
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:34
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerating Development of DesignWare Mixed-Signal PHY IP with Custom Compiler
Dino Toffolon, VP of Engineering for DesignWare IP at Synopsys, discusses his team's successful development of advanced, silicon-proven, mixed-signal interface IP using Custom Compiler.
Video Player is loading.
Current Time 0:00
/
Duration 2:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Seagate Success Video
Ken Evans, Managing Director at Seagate Technology, discusses the advantages of using Custom Compiler on their storage design.
Video Player is loading.
Current Time 0:00
/
Duration 4:18
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -4:18
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
CoreHW Designing 80-GHz PLL IP using Synopsys Custom Design Family
CoreHW designed fractional-N PLL IP with fundamental VCO frequency range of 19~20.25GHz, and with RF frequency range extended to 38~40.5GHz & 76~81GHz respectively by the integrated 2x and 4x frequency multipliers using Synopsys Custom Design Family.
Video Player is loading.
Current Time 0:00
/
Duration 3:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design of CMOS Image Sensors with Synopsys Custom Design Platform
Adria Bofill Petit, Co-founder and CTO of IMASENIC, discusses how IMASENIC develops CMOS image sensor products for a variety of applications and achieve first-time right designs for these complex sensors using Synopsys Custom Design Platform.
Video Player is loading.
Current Time 0:00
/
Duration 18:31
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -18:31
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerating Next-Generation Smart Sensing Products Using Synopsys Custom Design Platform
Panasonic discusses their partnership with the Japanese government on the “Society 5.0” vision, which uses AI & IoT to address challenges. Synopsys custom design platform is deployed to accelerate the high precision analog designs for this project.
Video Player is loading.
Current Time 0:00
/
Duration 4:06
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -4:06
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Ensuring Robustness of Full-Memory IP
Ashish Kumar, Sr. Manager, Memory IP division at STMicroelectronics India, discusses how ST uses the Sigma Amplification technology within CustomSim to run 4+sigma Monte Carlo analysis on memory critical paths with far fewer samples than conventiona
Video Player is loading.
Current Time 0:00
/
Duration 2:34
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:34
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerating Development of DesignWare Mixed-Signal PHY IP with Custom Compiler
Dino Toffolon, VP of Engineering for DesignWare IP at Synopsys, discusses his team's successful development of advanced, silicon-proven, mixed-signal interface IP using Custom Compiler.
Video Player is loading.
Current Time 0:00
/
Duration 2:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Seagate Success Video
Ken Evans, Managing Director at Seagate Technology, discusses the advantages of using Custom Compiler on their storage design.
Video Player is loading.
Current Time 0:00
/
Duration 4:18
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -4:18
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
CoreHW Designing 80-GHz PLL IP using Synopsys Custom Design Family
CoreHW designed fractional-N PLL IP with fundamental VCO frequency range of 19~20.25GHz, and with RF frequency range extended to 38~40.5GHz & 76~81GHz respectively by the integrated 2x and 4x frequency multipliers using Synopsys Custom Design Family.
Video Player is loading.
Current Time 0:00
/
Duration 3:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design of CMOS Image Sensors with Synopsys Custom Design Platform
Adria Bofill Petit, Co-founder and CTO of IMASENIC, discusses how IMASENIC develops CMOS image sensor products for a variety of applications and achieve first-time right designs for these complex sensors using Synopsys Custom Design Platform.
Video Player is loading.
Current Time 0:00
/
Duration 18:31
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -18:31
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerating Next-Generation Smart Sensing Products Using Synopsys Custom Design Platform
Panasonic discusses their partnership with the Japanese government on the “Society 5.0” vision, which uses AI & IoT to address challenges. Synopsys custom design platform is deployed to accelerate the high precision analog designs for this project.
Video Player is loading.
Current Time 0:00
/
Duration 4:06
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -4:06
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Ensuring Robustness of Full-Memory IP
Ashish Kumar, Sr. Manager, Memory IP division at STMicroelectronics India, discusses how ST uses the Sigma Amplification technology within CustomSim to run 4+sigma Monte Carlo analysis on memory critical paths with far fewer samples than conventiona
Video Player is loading.
Current Time 0:00
/
Duration 2:34
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:34
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerating Development of DesignWare Mixed-Signal PHY IP with Custom Compiler
Dino Toffolon, VP of Engineering for DesignWare IP at Synopsys, discusses his team's successful development of advanced, silicon-proven, mixed-signal interface IP using Custom Compiler.
Video Player is loading.
Current Time 0:00
/
Duration 2:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -2:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Seagate Success Video
Ken Evans, Managing Director at Seagate Technology, discusses the advantages of using Custom Compiler on their storage design.
Video Player is loading.
Current Time 0:00
/
Duration 4:18
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -4:18
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Video White Papers
Faster Custom Design Closure: Early Layout Feedback for Simulations
Michael Lynch, R&D Director, Solutions Group SerDes IP discusses how his team is reducing the design iterations significantly by early electrical analysis, using Custom Compiler’s Partial Layout Extraction flow.
Video Player is loading.
Current Time 0:00
/
Duration 11:04
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -11:04
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Visually-Assisted Automation: Partial Layout Extraction
Custom Compiler reduces design closure time with signoff quality early electrical analysis.
Video Player is loading.
Current Time 0:00
/
Duration 6:38
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -6:38
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 3
In Part 3 of this series, we provide an overview of custom layout solutions, show post layout verification demonstrating DRC vs. LVS validation, sign-off of EM modeling, and then demonstrate final RFIC simulation results.
Video Player is loading.
Current Time 0:00
/
Duration 11:07
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -11:07
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
PrimeSim Circuit Simulation
Synopsys PrimeSim solution provides a unified workflow of next-generation simulation technologies to accelerate the design and signoff of hyper-converged designs.
Video Player is loading.
Current Time 0:00
/
Duration 0:55
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -0:55
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- Subtitles (En)
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
SRAM Margin Analysis Workflow
Helping designers in their quest for better SRAM design power, performance, and area while maintaining high reliability.
Video Player is loading.
Current Time 0:00
/
Duration 5:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 1
In Part 1 we introduce an RF design flow based on Synopsys Custom Design Family which is tightly integrated with Ansys EM solutions. This video describes specification of a LNA amplifier and demonstrates synthesis of the LNA inductor layout.
Video Player is loading.
Current Time 0:00
/
Duration 10:10
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -10:10
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Custom Compiler Technology Highlights from 2022.06 Release
Weikai Sun, VP of Engineering at Synopsys, highlights the latest Custom Compiler release and its key technologies for design closure, layout automation and emerging applications for increased productivity of design teams.
Video Player is loading.
Current Time 0:00
/
Duration 16:40
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -16:40
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 2
In Part 2 we will demonstrate EM modeling of inductors and then demonstrate RFIC simulation results analsys using Synopsys PrimeWave Design Environment.
Video Player is loading.
Current Time 0:00
/
Duration 16:13
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -16:13
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 2
In this sequel, Denis Goinard, Director of Engineering at Synopsys, discusses how Synopsys provides a unified workflow to accurately extract & simulate parasitics by bringing signoff tools into the design process, enabling faster design convergence.
Video Player is loading.
Current Time 0:00
/
Duration 12:58
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -12:58
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 1
In this series, Denis Goinard, Director of Engineering at Synopsys, discusses how Synopsys provides a unified workflow to accurately estimate & simulate parasitics by bringing signoff tools into the design process, enabling faster design convergence.
Video Player is loading.
Current Time 0:00
/
Duration 9:46
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -9:46
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD) – Part 2
In part 2 of this video series, Shabbir Batterywala, Synopsys Scientist, shows how layout designers create complex parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 8:11
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:11
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD) – Part 2
In part 2 of this video series, Shabbir Batterywala, Synopsys Scientist, shows how layout designers create complex parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 8:11
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:11
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD)
In part 1 of this video series, Shabbir Batterywala, Synopsys Scientist, will show how layout designers can create parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 9:29
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -9:29
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Signoff Quality Early Electrical Analysis using Synopsys Custom Design Platform
In this 7th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses in-design electrical analysis, and why it is critical to use signoff engines to check and fix resistance, capacitance and electromigration issues during layout.
Video Player is loading.
Current Time 0:00
/
Duration 7:46
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:46
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Effective Design/Layout Collaboration Using Synopsys Custom Design Platform
In this 6th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses methodology innovation in early electrical analysis to reduce iterations, and bringing signoff tools into the design process to speed up analog design closure.
Video Player is loading.
Current Time 0:00
/
Duration 7:37
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:37
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Monte Carlo Analysis using Synopsys Custom Design Platform
In this 5th video of the series, Kai Wang, Director of Engineering at Synopsys, explains the need of Monte Carlo to improve yield, and how designers use advanced features like variation scoping and sigma amplification to avoid costly MC simulations.
Video Player is loading.
Current Time 0:00
/
Duration 5:14
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:14
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Device Aging Analysis using Synopsys Custom Design Platform
In this 4th video of the series, Kai Wang, Director of Engineering at Synopsys, explains how device aging effects are more prominent because of stringent operating conditions, and how Synopsys robust aging analysis helps in design for reliability.
Video Player is loading.
Current Time 0:00
/
Duration 3:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Circuit Electrical Rule Checking using Synopsys Custom Design Platform
In this 3rd video of the series, Kai Wang, Director of Engineering at Synopsys, introduces circuit checks and explains how designers avoid wasted simulation time by finding design and performance problems automatically in advance.
Video Player is loading.
Current Time 0:00
/
Duration 3:38
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:38
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Designing for Reliability using Synopsys Custom Design Platform - Overview
In this video whitepaper series, Kai Wang, Director of Engineering at Synopsys, will highlight key technologies in Synopsys Custom Design Platform to address reliability challenges across the analog design cycle.
Video Player is loading.
Current Time 0:00
/
Duration 5:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Custom Compiler’s Visually-Assisted Layout Automation in Action – Video Whitepaper
Soni Kapoor, Sr. Technical Marketing Manager in Synopsys’ AMS Design Group, discusses Custom Compiler’s Visually-Assisted Layout Automation technology in action as we finish an analog block in 1 hour that took 3 days to finish the old-fashioned way.
Video Player is loading.
Current Time 0:00
/
Duration 13:04
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -13:04
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Complex RF Designs using Keysight PathWave ADS Platform and Synopsys Custom Design Platform
Cedric Pujol, Product Manager, Keysight Technologies and Damian Roberts, Sr. Staff AE, Synopsys, demonstrate the unified solution for full flow RFIC design and show how designers are achieving faster layout and design closure with this integrated flo
Video Player is loading.
Current Time 0:00
/
Duration 10:43
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -10:43
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Effective Design/Layout Collaboration Using Synopsys Custom Design Platform
In this 6th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses methodology innovation in early electrical analysis to reduce iterations, and bringing signoff tools into the design process to speed up analog design closure.
Video Player is loading.
Current Time 0:00
/
Duration 7:37
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:37
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Monte Carlo Analysis using Synopsys Custom Design Platform
In this 5th video of the series, Kai Wang, Director of Engineering at Synopsys, explains the need of Monte Carlo to improve yield, and how designers use advanced features like variation scoping and sigma amplification to avoid costly MC simulations.
Video Player is loading.
Current Time 0:00
/
Duration 5:14
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:14
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Device Aging Analysis using Synopsys Custom Design Platform
In this 4th video of the series, Kai Wang, Director of Engineering at Synopsys, explains how device aging effects are more prominent because of stringent operating conditions, and how Synopsys robust aging analysis helps in design for reliability.
Video Player is loading.
Current Time 0:00
/
Duration 3:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Designing for Reliability using Synopsys Custom Design Platform - Overview
In this video whitepaper series, Kai Wang, Director of Engineering at Synopsys, will highlight key technologies in Synopsys Custom Design Platform to address reliability challenges across the analog design cycle.
Video Player is loading.
Current Time 0:00
/
Duration 5:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Quick Start Kits - Process-Optimized Solutions to Accelerate Layout and Reduce Design Iterations
Neel Gopalan, principal applications engineer for the Custom Design Products Group in Synopsys, discusses how Custom Compiler’s Quick Start Kits (QSKs) help designers accelerate layout and reduce design iterations.
Video Player is loading.
Current Time 0:00
/
Duration 8:10
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:10
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Custom Design Closure: Early Layout Feedback for Simulations
Michael Lynch, R&D Director, Solutions Group SerDes IP discusses how his team is reducing the design iterations significantly by early electrical analysis, using Custom Compiler’s Partial Layout Extraction flow.
Video Player is loading.
Current Time 0:00
/
Duration 11:04
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -11:04
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Visually-Assisted Automation: Partial Layout Extraction
Custom Compiler reduces design closure time with signoff quality early electrical analysis.
Video Player is loading.
Current Time 0:00
/
Duration 6:38
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -6:38
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 3
In Part 3 of this series, we provide an overview of custom layout solutions, show post layout verification demonstrating DRC vs. LVS validation, sign-off of EM modeling, and then demonstrate final RFIC simulation results.
Video Player is loading.
Current Time 0:00
/
Duration 11:07
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -11:07
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
PrimeSim Circuit Simulation
Synopsys PrimeSim solution provides a unified workflow of next-generation simulation technologies to accelerate the design and signoff of hyper-converged designs.
Video Player is loading.
Current Time 0:00
/
Duration 0:55
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -0:55
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- Subtitles (En)
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
SRAM Margin Analysis Workflow
Helping designers in their quest for better SRAM design power, performance, and area while maintaining high reliability.
Video Player is loading.
Current Time 0:00
/
Duration 5:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 1
In Part 1 we introduce an RF design flow based on Synopsys Custom Design Family which is tightly integrated with Ansys EM solutions. This video describes specification of a LNA amplifier and demonstrates synthesis of the LNA inductor layout.
Video Player is loading.
Current Time 0:00
/
Duration 10:10
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -10:10
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Custom Compiler Technology Highlights from 2022.06 Release
Weikai Sun, VP of Engineering at Synopsys, highlights the latest Custom Compiler release and its key technologies for design closure, layout automation and emerging applications for increased productivity of design teams.
Video Player is loading.
Current Time 0:00
/
Duration 16:40
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -16:40
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Design and Verify RFICs – Part 2
In Part 2 we will demonstrate EM modeling of inductors and then demonstrate RFIC simulation results analsys using Synopsys PrimeWave Design Environment.
Video Player is loading.
Current Time 0:00
/
Duration 16:13
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -16:13
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- English
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 2
In this sequel, Denis Goinard, Director of Engineering at Synopsys, discusses how Synopsys provides a unified workflow to accurately extract & simulate parasitics by bringing signoff tools into the design process, enabling faster design convergence.
Video Player is loading.
Current Time 0:00
/
Duration 12:58
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -12:58
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 1
In this series, Denis Goinard, Director of Engineering at Synopsys, discusses how Synopsys provides a unified workflow to accurately estimate & simulate parasitics by bringing signoff tools into the design process, enabling faster design convergence.
Video Player is loading.
Current Time 0:00
/
Duration 9:46
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -9:46
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD) – Part 2
In part 2 of this video series, Shabbir Batterywala, Synopsys Scientist, shows how layout designers create complex parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 8:11
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:11
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD) – Part 2
In part 2 of this video series, Shabbir Batterywala, Synopsys Scientist, shows how layout designers create complex parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 8:11
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:11
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Custom Layout using Custom Compiler’s User-Defined Device (UDD)
In part 1 of this video series, Shabbir Batterywala, Synopsys Scientist, will show how layout designers can create parameterized custom layout structures in an easy-to-use graphical environment, without any programming.
Video Player is loading.
Current Time 0:00
/
Duration 9:29
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -9:29
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Signoff Quality Early Electrical Analysis using Synopsys Custom Design Platform
In this 7th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses in-design electrical analysis, and why it is critical to use signoff engines to check and fix resistance, capacitance and electromigration issues during layout.
Video Player is loading.
Current Time 0:00
/
Duration 7:46
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:46
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Effective Design/Layout Collaboration Using Synopsys Custom Design Platform
In this 6th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses methodology innovation in early electrical analysis to reduce iterations, and bringing signoff tools into the design process to speed up analog design closure.
Video Player is loading.
Current Time 0:00
/
Duration 7:37
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:37
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Monte Carlo Analysis using Synopsys Custom Design Platform
In this 5th video of the series, Kai Wang, Director of Engineering at Synopsys, explains the need of Monte Carlo to improve yield, and how designers use advanced features like variation scoping and sigma amplification to avoid costly MC simulations.
Video Player is loading.
Current Time 0:00
/
Duration 5:14
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:14
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Device Aging Analysis using Synopsys Custom Design Platform
In this 4th video of the series, Kai Wang, Director of Engineering at Synopsys, explains how device aging effects are more prominent because of stringent operating conditions, and how Synopsys robust aging analysis helps in design for reliability.
Video Player is loading.
Current Time 0:00
/
Duration 3:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Circuit Electrical Rule Checking using Synopsys Custom Design Platform
In this 3rd video of the series, Kai Wang, Director of Engineering at Synopsys, introduces circuit checks and explains how designers avoid wasted simulation time by finding design and performance problems automatically in advance.
Video Player is loading.
Current Time 0:00
/
Duration 3:38
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:38
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Designing for Reliability using Synopsys Custom Design Platform - Overview
In this video whitepaper series, Kai Wang, Director of Engineering at Synopsys, will highlight key technologies in Synopsys Custom Design Platform to address reliability challenges across the analog design cycle.
Video Player is loading.
Current Time 0:00
/
Duration 5:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Custom Compiler’s Visually-Assisted Layout Automation in Action – Video Whitepaper
Soni Kapoor, Sr. Technical Marketing Manager in Synopsys’ AMS Design Group, discusses Custom Compiler’s Visually-Assisted Layout Automation technology in action as we finish an analog block in 1 hour that took 3 days to finish the old-fashioned way.
Video Player is loading.
Current Time 0:00
/
Duration 13:04
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -13:04
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Accelerate Complex RF Designs using Keysight PathWave ADS Platform and Synopsys Custom Design Platform
Cedric Pujol, Product Manager, Keysight Technologies and Damian Roberts, Sr. Staff AE, Synopsys, demonstrate the unified solution for full flow RFIC design and show how designers are achieving faster layout and design closure with this integrated flo
Video Player is loading.
Current Time 0:00
/
Duration 10:43
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -10:43
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Effective Design/Layout Collaboration Using Synopsys Custom Design Platform
In this 6th video of the series, Kai Wang, Director of Engineering at Synopsys, discusses methodology innovation in early electrical analysis to reduce iterations, and bringing signoff tools into the design process to speed up analog design closure.
Video Player is loading.
Current Time 0:00
/
Duration 7:37
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -7:37
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Monte Carlo Analysis using Synopsys Custom Design Platform
In this 5th video of the series, Kai Wang, Director of Engineering at Synopsys, explains the need of Monte Carlo to improve yield, and how designers use advanced features like variation scoping and sigma amplification to avoid costly MC simulations.
Video Player is loading.
Current Time 0:00
/
Duration 5:14
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:14
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Device Aging Analysis using Synopsys Custom Design Platform
In this 4th video of the series, Kai Wang, Director of Engineering at Synopsys, explains how device aging effects are more prominent because of stringent operating conditions, and how Synopsys robust aging analysis helps in design for reliability.
Video Player is loading.
Current Time 0:00
/
Duration 3:19
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -3:19
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Designing for Reliability using Synopsys Custom Design Platform - Overview
In this video whitepaper series, Kai Wang, Director of Engineering at Synopsys, will highlight key technologies in Synopsys Custom Design Platform to address reliability challenges across the analog design cycle.
Video Player is loading.
Current Time 0:00
/
Duration 5:21
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -5:21
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Quick Start Kits - Process-Optimized Solutions to Accelerate Layout and Reduce Design Iterations
Neel Gopalan, principal applications engineer for the Custom Design Products Group in Synopsys, discusses how Custom Compiler’s Quick Start Kits (QSKs) help designers accelerate layout and reduce design iterations.
Video Player is loading.
Current Time 0:00
/
Duration 8:10
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -8:10
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Faster Custom Design Closure: Early Layout Feedback for Simulations
Michael Lynch, R&D Director, Solutions Group SerDes IP discusses how his team is reducing the design iterations significantly by early electrical analysis, using Custom Compiler’s Partial Layout Extraction flow.
Video Player is loading.
Current Time 0:00
/
Duration 11:04
Loaded: 0%
00:00
Stream Type LIVE
Remaining Time -11:04
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Visually-Assisted Automation: Partial Layout Extraction
Custom Compiler reduces design closure time with signoff quality early electrical analysis.
Video Player is loading.
Current Time 0:00
/
Duration 6:38
Loaded: 0%
0:00
Stream Type LIVE
Remaining Time -6:38
1x
- Chapters
- descriptions off, selected
- captions settings, opens captions settings dialog
- captions off, selected
- en (Main), selected
- 1080p1080pHD
- 720p720pHD
- 540p540p
- 360p360p
- 270p270p
- AutoA, selected
This is a modal window.
Beginning of dialog window. Escape will cancel and close the window.
End of dialog window.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
This is a modal window. This modal can be closed by pressing the Escape key or activating the close button.
Latest News & Updates
Blog
Signoff-Accurate Partial Layout Extraction And Early Simulation
See the effect of layout while the layout is still in progress.
Blog
Improve Analog Layout Efficiency with Reusable User-Defined Devices
Now it is the perfect time to take PCells’ power to another level.
Blog
Analog Design Needs To Change
On their own, better tools aren’t enough to keep pace with analog design challenges.
Article
Adopting AI-Based Circuit Optimization and Migration
Analog designs are challenging, but artificial-intelligence optimizations are improving and speeding up the design process.
Article
2024 Signal & Power Integrity SIG Event
The Synopsys SIPI SIG Event 2024 is for signal and power integrity engineers to hear the latest advances and solutions in signal and power integrity from customers and partners.
Blog
Showcasing AI-Driven Analog Design Migration at Samsung SAFE Forum
Rapidly migrate and optimize analog designs in their target technology node.
Webinar
CMOS Circuit Techniques for Wireline Transmitters
Attend this 3-part webinar series to learn about the challenges posed on the transmitter and a discussion on techniques used to overcome the challenges of data transmission at 100s of Gbps.
Blog
Accelerating Analog Design Migration
Using AI-driven automation to quickly reimplement analog designs in a new technology node
Blog
Design Challenges Of High-Speed Wireline Transmitters
Design tradeoffs in the choice of multiplexer architecture, equalizer design, serialization technique, and output driver.
Blog
Signoff-Accurate Partial Layout Extraction And Early Simulation
See the effect of layout while the layout is still in progress.
Blog
Improve Analog Layout Efficiency with Reusable User-Defined Devices
Now it is the perfect time to take PCells’ power to another level.
Blog
Analog Design Needs To Change
On their own, better tools aren’t enough to keep pace with analog design challenges.
Article
Adopting AI-Based Circuit Optimization and Migration
Analog designs are challenging, but artificial-intelligence optimizations are improving and speeding up the design process.
Article
2024 Signal & Power Integrity SIG Event
The Synopsys SIPI SIG Event 2024 is for signal and power integrity engineers to hear the latest advances and solutions in signal and power integrity from customers and partners.
Blog
Showcasing AI-Driven Analog Design Migration at Samsung SAFE Forum
Rapidly migrate and optimize analog designs in their target technology node.
Webinar
CMOS Circuit Techniques for Wireline Transmitters
Attend this 3-part webinar series to learn about the challenges posed on the transmitter and a discussion on techniques used to overcome the challenges of data transmission at 100s of Gbps.
Blog
Accelerating Analog Design Migration
Using AI-driven automation to quickly reimplement analog designs in a new technology node
Blog
Design Challenges Of High-Speed Wireline Transmitters
Design tradeoffs in the choice of multiplexer architecture, equalizer design, serialization technique, and output driver.
Blog
Signoff-Accurate Partial Layout Extraction And Early Simulation
See the effect of layout while the layout is still in progress.
Blog
Improve Analog Layout Efficiency with Reusable User-Defined Devices
Now it is the perfect time to take PCells’ power to another level.
Blog
Analog Design Needs To Change
On their own, better tools aren’t enough to keep pace with analog design challenges.
Custom Design Family
Related Solutions
Connect with Us
Connect with Us