Synopsys Custom Design Family Customer Testimonials

Synopsys Editorial Staff

Feb 07, 2023 / 6 min read

The Synopsys Custom Design Family is fast, productive and easy to adopt. Thousands of analog and mixed-signal designers are using it daily to deliver new designs at an unprecedented pace. Below, some of the teams who have already made the move to Synopsys share their experiences.


CoreHW Designing 80-GHz PLL IP using Synopsys Custom Design Family
CoreHW designed fractional-N PLL IP with fundamental VCO frequency range of 19~20.25GHz, and with RF frequency range extended to 38~40.5GHz & 76~81GHz respectively by the integrated 2x and 4x frequency multipliers using Synopsys Custom Design Family.
Video Player is loading.
Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        CoreHW Designs an 80-GHz PLL RF IP

        This video discusses how CoreHW designed a fractional-N PLL IP with fundamental VCO frequency range of 19~20.25GHz with RF frequency range extended to 38~40.5GHz and 76~81GHz using the Synopsys Custom Design Family.


        In-design Electrical Reporting Process for Samsung Foundry Advanced Nodes
        Samsung reduced the design iterations for their custom design flow by performing the EM analysis with foundry-qualified signoff engines during layout. Customers are also adopting this solution in their design flows through DSK (Design Solution Kit).
        Video Player is loading.
        Current Time 0:00
        Duration 0:00
        Loaded: 0%
        Stream Type LIVE
        Remaining Time 0:00
         
        1x
          • Chapters
          • descriptions off, selected
          • captions off, selected

              In-design Electrical Reporting Process for Samsung Foundry Advanced Nodes

              Watch how Samsung reduced the design iterations for their custom design flow by performing the EM analysis with foundry-qualified signoff engines during layout. Customers are also adopting this solution in their design flows through DSK (Design Solution Kit).


              In-Design Simulation - Partial Layout Extraction with Signoff Tools at Samsung Foundry
              Kihoon Kim, Samsung shared how their design teams are speeding up analog design closure by catching potential electrical issues very early into the design cycle with Synopsys Custom Compiler’s innovative Partial Layout Extraction and Simulation flow.
              Video Player is loading.
              Current Time 0:00
              Duration 0:00
              Loaded: 0%
              Stream Type LIVE
              Remaining Time 0:00
               
              1x
                • Chapters
                • descriptions off, selected
                • captions off, selected

                    In-Design Simulation: Partial Layout Extraction For Samsung Foundry

                    This presentation highlights how Samsung Foundry adopted Synopsys Partial Layout Extraction (PLE) method  for its advanced node 4, 5 and 7 nm designs and plans to implement it into its AMS ecosystem.


                    Template Based Analog Layout Flow at SK Hynix
                    Design time reduction on legacy designs using Custom Compiler.
                    Video Player is loading.
                    Current Time 0:00
                    Duration 0:00
                    Loaded: 0%
                    Stream Type LIVE
                    Remaining Time 0:00
                     
                    1x
                      • Chapters
                      • descriptions off, selected
                      • captions off, selected

                          Template Based Analog Layout Flow at SK hynix

                          This presentation highlights how SK hynix achieved the benefits of using a template-based flow for design time reduction and 3x productivity gain on their analog layouts using Custom Compiler.


                          Improving Productivity and Ease-of-use of COSIM Setup for Analog-Centric Users
                          VCS PrimeSim AMS delivers a simple and yet customizable setup for settings and stimulus in the mixed-signal environment for analog centric user. Brief assert from SNUG World 2021 – Marvell.
                          Video Player is loading.
                          Current Time 0:00
                          Duration 0:00
                          Loaded: 0%
                          Stream Type LIVE
                          Remaining Time 0:00
                           
                          1x
                            • Chapters
                            • descriptions off, selected
                            • captions off, selected

                                Improving Productivity and Ease of Use of Cosim Setup For Analog-Centric Users

                                The proposed flow suits the new design structure by supporting the analog submodule replacement with SPICE. It provides more flexibilities for different test cases and provides more tool options. It also clearly defines the files that need to be maintained for digital and analog engineers.


                                Design of CMOS Image Sensors with Synopsys Custom Design Platform
                                Adria Bofill Petit, Co-founder and CTO of IMASENIC, discusses how IMASENIC develops CMOS image sensor products for a variety of applications and achieve first-time right designs for these complex sensors using Synopsys Custom Design Platform.
                                Video Player is loading.
                                Current Time 0:00
                                Duration 0:00
                                Loaded: 0%
                                Stream Type LIVE
                                Remaining Time 0:00
                                 
                                1x
                                  • Chapters
                                  • descriptions off, selected
                                  • captions off, selected

                                      Design of CMOS Image Sensors with Synopsys Custom Design Platform

                                      Adria Bofill Petit, Co-founder and CTO of IMASENIC, discusses how IMASENIC develops CMOS image sensor products for a variety of applications and achieve first-time right designs for these complex sensors using Synopsys Custom Design Platform.


                                      Accelerating Next-Generation Smart Sensing Products Using Synopsys Custom Design Platform
                                      Panasonic discusses their partnership with the Japanese government on the “Society 5.0” vision, which uses AI & IoT to address challenges. Synopsys custom design platform is deployed to accelerate the high precision analog designs for this project.
                                      Video Player is loading.
                                      Current Time 0:00
                                      Duration 0:00
                                      Loaded: 0%
                                      Stream Type LIVE
                                      Remaining Time 0:00
                                       
                                      1x
                                        • Chapters
                                        • descriptions off, selected
                                        • captions off, selected

                                            Panasonic Success

                                            Hiroyuki Tsujikawa, Director of Technology Management Office at Panasonic Semiconductor Solutions, discusses Panasonic’s partnership with the Japanese government on the “Society 5.0” vision, which uses AI and IoT to meet social challenges. Panasonic’s work on this project includes development of highly accurate spatial and battery performance sensing devices for autonomous control. Panasonic deployed the Synopsys custom design platform to accelerate the design of these high precision analog devices.


                                            Ensuring Robustness of Full-Memory IP
                                            Ashish Kumar, Sr. Manager, Memory IP division at STMicroelectronics India, discusses how ST uses the Sigma Amplification technology within CustomSim to run 4+sigma Monte Carlo analysis on memory critical paths with far fewer samples than conventiona
                                            Video Player is loading.
                                            Current Time 0:00
                                            Duration 0:00
                                            Loaded: 0%
                                            Stream Type LIVE
                                            Remaining Time 0:00
                                             
                                            1x
                                              • Chapters
                                              • descriptions off, selected
                                              • captions off, selected

                                                  STMicroelectronics Success

                                                  Ashish Kumar, Sr. Manager, Memory IP division at STMicroelectronics India, discusses how ST uses the Sigma Amplification technology within CustomSim™ simulator to run 4+sigma Monte Carlo analysis on memory critical paths with far fewer samples than conventional approaches and thus ensure memory IP robustness in a cost effective manner.


                                                  Accelerating Development of DesignWare Mixed-Signal PHY IP with Custom Compiler
                                                  Dino Toffolon, VP of Engineering for DesignWare IP at Synopsys, discusses his team's successful development of advanced, silicon-proven, mixed-signal interface IP using Custom Compiler.
                                                  Video Player is loading.
                                                  Current Time 0:00
                                                  Duration 0:00
                                                  Loaded: 0%
                                                  Stream Type LIVE
                                                  Remaining Time 0:00
                                                   
                                                  1x
                                                    • Chapters
                                                    • descriptions off, selected
                                                    • captions off, selected

                                                        DesignWare IP Team Success

                                                        Dino Toffolon, VP of Engineering for DesignWare®
                                                        IP at Synopsys, discusses his team's successful development of advanced, silicon-proven, mixed-signal interface IP using Synopsys Custom Design Platform.


                                                        Seagate Success Video
                                                        Ken Evans, Managing Director at Seagate Technology, discusses the advantages of using Custom Compiler on their storage design.
                                                        Video Player is loading.
                                                        Current Time 0:00
                                                        Duration 0:00
                                                        Loaded: 0%
                                                        Stream Type LIVE
                                                        Remaining Time 0:00
                                                         
                                                        1x
                                                          • Chapters
                                                          • descriptions off, selected
                                                          • captions off, selected

                                                              Seagate Success

                                                              Ken Evans, Managing Technologist at Seagate Technology, discusses the advantages of using Custom Compiler™ design and layout solution on their storage design.


                                                              Esperanto DAC Video Clip
                                                              Esperanto DAC Video Clip
                                                              Video Player is loading.
                                                              Current Time 0:00
                                                              Duration 0:00
                                                              Loaded: 0%
                                                              Stream Type LIVE
                                                              Remaining Time 0:00
                                                               
                                                              1x
                                                                • Chapters
                                                                • descriptions off, selected
                                                                • captions off, selected

                                                                    Esperanto Success

                                                                    At DAC 2018, Michael Dierickx discussed how Esperanto Technologies automated physical design of an energy-efficient machine-learning processor using Custom Compiler™ design and layout solution.


                                                                    Panasonic Achieved 5X TAT Reduction in Matched-length Routing for Automotive LSI Layout Using Custom Compiler
                                                                    Hiroyuki Kobayashi, EDA Group Manager at Panasonic, discusses how he and his team improved automotive LSI Layout productivity and achieved 5X TAT reduction by using Custom Compiler.
                                                                    Video Player is loading.
                                                                    Current Time 0:00
                                                                    Duration 0:00
                                                                    Loaded: 0%
                                                                    Stream Type LIVE
                                                                    Remaining Time 0:00
                                                                     
                                                                    1x
                                                                      • Chapters
                                                                      • descriptions off, selected
                                                                      • captions off, selected

                                                                          Panasonic Success

                                                                          Hiroyuki Kobayashi, EDA Group Manager at Panasonic, discusses how he and his team improved automotive LSI layout productivity using Custom Compiler™ design and layout solution.

                                                                          Continue Reading