Go Back

Mastering AI Chip Complexity

Explore challenges and solutions in AI chip development

Download eBook

Innovate Faster with Synopsys Multi-Die Solution

Accelerating success from early architecture to manufacturing.

Download eBook

Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Simpleware Software

Virtual Prototyping

Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial

Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Synopsys IP Portfolio

Download Brochure

Synopsys IP Technical Bulletin

Read Latest Issue

Explore Systems Verification and Validation

Synopsys is a leading provider of hardware-assisted verification and virtualization solutions.

System Test Generation

Company Overview

Success Stories

Explore our success stories.

Learn More

Synopsys Blog

Insights that shape the future.

Visit Our Blog

Formal Verification

Stories

Writers

Top Writers

Jin Zhang

Rimpy Chugh

Kiran Vittal

Filter

RTL Signoff vs. Functional Signoff: What’s the Difference?

BLOG

5 min read/Jul 01, 2025

BLOG

RTL Signoff vs. Functional Signoff: What’s the Difference?

By Bradley Geden, Manoz Palaparthi

Tags: Verification Central, Multi-Die System, RTL Synthesis, Static & Formal Verification, AI & Machine Learning, Debug, Physical Verification, Test, Simulation, Energy-Efficient SoCs, Signoff, Chip Design Insights, Design, Verification, Formal Verification

Reducing Errors and Iterations with an Enhanced Timing Constraints Signoff Flow

BLOG

3 min read/Mar 26, 2024

BLOG

Reducing Errors and Iterations with an Enhanced Timing Constraints Signoff Flow

By Naveen Battu, Rimpy Chugh

Tags: Static Verification, Product Spotlight, Chip Design Insights, Verification, Formal Verification

SoC Design and Verification Solutions for a New Era of AI Chips

BLOG

9 min read/Mar 08, 2024

BLOG

SoC Design and Verification Solutions for a New Era of AI Chips

By Kiran Vittal

Tags: AI & Machine Learning, Debug, Chip Design Insights, Verification, Formal Verification

Synopsys Users & Experts Come Together Again for Annual VC Formal SIG Event

BLOG

7 min read/Oct 01, 2023

BLOG

Synopsys Users & Experts Come Together Again for Annual VC Formal SIG Event

By Yann Antonioli

Tags: Verification Central, Verification, Formal Verification

Streamline Projects with Verdi and VCS Coverage Tools

BLOG

2 min read/Jul 12, 2023

BLOG

Streamline Projects with Verdi and VCS Coverage Tools

By Taruna Reddy

Tags: Verification Central, Debug, Simulation, Verification, Formal Verification

AI & Math Core Verification: Datapath Validation

BLOG

3 min read/Jun 25, 2023

BLOG

AI & Math Core Verification: Datapath Validation

By Jin Zhang

Tags: Verification Central, Verification, Formal Verification

BLOG

6 min read/May 08, 2023

BLOG

How to Shift Verification Left in Low-Power Chip Design

By Avinash Palepu

Tags: Static Verification, Product Spotlight, Chip Design Insights, Energy-Efficient SoCs, Verification, Formal Verification

How Formal Verification Tools Enhance SoC Simulation Coverage

BLOG

4 min read/Nov 20, 2022

BLOG

How Formal Verification Tools Enhance SoC Simulation Coverage

By Jin Zhang

Tags: Product Spotlight, Chip Design Insights, Simulation, Verification, Formal Verification

How to Protect Advanced Chip Designs from Security Breaches

BLOG

5 min read/Nov 09, 2022

BLOG

How to Protect Advanced Chip Designs from Security Breaches

By Ian Land

Tags: Aerospace & Government, Silicon Lifecycle Management, Prototyping, Chip Design Insights, Simulation, Design, Emulation, Silicon IP, Verification, Formal Verification

What is Code Linting? - Advanced Linting & SoC Design (Part 1)

BLOG

5 min read/Oct 26, 2022

BLOG

What is Code Linting? - Advanced Linting & SoC Design (Part 1)

By Rohit Kumar Ohlayan, Himanshu Kathuria, Rimpy Chugh

Tags: Static Verification, Chip Design Insights, Verification, Formal Verification

Power-Aware Clock Domain Crossing with STMicroelectronics

BLOG

5 min read/Aug 23, 2022

BLOG

Power-Aware Clock Domain Crossing with STMicroelectronics

By Deepak Ahuja, Navneet Kumar Chaurasia

Tags: Customer Spotlight, Static Verification, Chip Design Insights, Verification, Formal Verification

Enhancing Chip Verification with AI and Machine Learning

BLOG

4 min read/Jul 12, 2022

BLOG

Enhancing Chip Verification with AI and Machine Learning

By Rob van Blommestein

Tags: Multi-Die System, Static Verification, AI & Machine Learning, Product Spotlight, Debug, Chip Design Insights, Simulation, HPC, Data Center, Verification, Formal Verification

Formal Verification Services Ramp Up SoC Design Productivity

BLOG

5 min read/Jun 21, 2022

BLOG

Formal Verification Services Ramp Up SoC Design Productivity

By Jin Zhang

Tags: Chip Design Insights, Verification, Formal Verification

Leveraging Static Linting Tools - ASIC Design Challenges

BLOG

7 min read/May 10, 2022

BLOG

Leveraging Static Linting Tools - ASIC Design Challenges

By Rohit Kumar Ohlayan, Rimpy Chugh

Tags: Static Verification, Chip Design Insights, Verification, Formal Verification

Formal Chip Design Verification in the Cloud: EDA Tools

BLOG

6 min read/Nov 15, 2021

BLOG

Formal Chip Design Verification in the Cloud: EDA Tools

By Pratik Mahajan, Ahmed Elzeftawi

Tags: Cloud, Chip Design Insights, Verification, Formal Verification

Advancing Women in Tech Careers: Q&A with Latha Venkatachari

BLOG

7 min read/Nov 10, 2021

BLOG

Advancing Women in Tech Careers: Q&A with Latha Venkatachari

By Synopsys Editorial Staff

Tags: Debug, Chip Design Insights, Verification, Inside Synopsys, Formal Verification

ASIC Hardware Verification: Debug Challenges & Solutions

BLOG

7 min read/Oct 26, 2021

BLOG

ASIC Hardware Verification: Debug Challenges & Solutions

By Kiran Vittal

Tags: Debug, Prototyping, Chip Design Insights, Emulation, Verification, Virtual Prototyping, Formal Verification

How Emulation Helps Find Power Bugs During SoC Verification

BLOG

5 min read/Jul 06, 2021

BLOG

How Emulation Helps Find Power Bugs During SoC Verification

By Alex Wakefield

Tags: Static Verification, Chip Design Insights, Simulation, Design, Emulation, Energy-Efficient SoCs, Signoff, Verification, Virtual Prototyping, Formal Verification

Verifying Complex Datapath Designs with HECTOR

BLOG

5 min read/Feb 23, 2021

BLOG

Verifying Complex Datapath Designs with HECTOR

By Kiran Vittal, Alfred Koelbl, Pratik Mahajan

Tags: AI & Machine Learning, Debug, Chip Design Insights, Verification, Formal Verification

BLOG

2 min read/Jun 19, 2018

BLOG

Managing Initial State in Formal Verification for Optimal Results

By Synopsys Editorial Staff

Tags: Verification, Formal Verification

BLOG

1 min read/Aug 16, 2017

BLOG

Phalanx Strategy: Applying Greek Warfare Tactics to Formal Property Verification

By Synopsys Editorial Staff

Tags: Verification, Formal Verification

1 2 3

Results per page

10 25 50