Blog Categories

Go Back

Mastering AI Chip Complexity

Explore challenges and solutions in AI chip development

Download eBook

Innovate Faster with Synopsys Multi-Die Solution

Accelerating success from early architecture to manufacturing.

Download eBook

Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Simpleware Software

Virtual Prototyping

Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial

Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Synopsys IP Portfolio

Download Brochure

Synopsys IP Technical Bulletin

Read Latest Issue

Explore Systems Verification and Validation

Synopsys is a leading provider of hardware-assisted verification and virtualization solutions.

System Test Generation

Company Overview

Synopsys and Ansys are Now United

Learn More

Synopsys Blog

Insights that shape the future.

Visit Our Blog

Physical Verification

Stories

Writers

Top Writers

Bradley Geden

Karan Shah

Manoz Palaparthi

Filter

How AI is Revolutionizing Analog and Digital Node Migrations

BLOG Aug 14, 2025/5 min read

BLOG

How AI is Revolutionizing Analog and Digital Node Migrations

By Sumit Vishwakarma

Tags: AI & Machine Learning, Custom Implementation, Physical Verification, Design, About Synopsys, Manufacturing, AMS Simulation, Physical Implementation, Design Technology Co-Optimization, Signoff, Verification, Analog Design

RTL Signoff vs. Functional Signoff: What’s the Difference?

BLOG Jul 01, 2025/5 min read

BLOG

RTL Signoff vs. Functional Signoff: What’s the Difference?

By Bradley Geden, Manoz Palaparthi

Tags: Multi-Die, RTL Synthesis, Static & Formal Verification, AI & Machine Learning, Debug, Physical Verification, Test, Simulation, About Synopsys, Energy-Efficient SoCs, Signoff, Design, Verification, Formal Verification

Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping

BLOG May 19, 2025/4 min read

BLOG

Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping

By Simon Han

Tags: AI & Machine Learning, Physical Verification, Prototyping, Design, Emulation, About Synopsys, Verification

CalligoTech Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow

BLOG Mar 05, 2024/3 min read

BLOG

CalligoTech Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow

By Karan Shah, Irfan Shaikh

Tags: Customer Spotlight, RTL Synthesis, AI & Machine Learning, Physical Verification, Test, Design, About Synopsys, Physical Implementation, Signoff, HPC, Data Center

EDA Tools Help Students Build IC Design Skills

BLOG Sep 08, 2021/4 min read

BLOG

EDA Tools Help Students Build IC Design Skills

By Synopsys Editorial Staff

Tags: Custom Implementation, Physical Verification, Design, About Synopsys, Signoff

Browse by Tags

How AI is Revolutionizing Analog and Digital Node Migrations

RTL Signoff vs. Functional Signoff: What’s the Difference?

Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping

CalligoTech Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow

EDA Tools Help Students Build IC Design Skills

Legal