Blog Categories

Go Back

Mastering AI Chip Complexity

Explore challenges and solutions in AI chip development

Download

Automotive Executive Guide: Rethinking Automotive Development

Download

Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Simpleware Software

Virtual Prototyping

Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial

Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Synopsys IP Portfolio

Download Brochure

Synopsys IP Technical Bulletin

Read Latest Issue

Explore Systems Verification and Validation

Synopsys is a leading provider of hardware-assisted verification and virtualization solutions.

System Test Generation

Company Overview

Synopsys and Ansys are Now United

Learn More

Synopsys Blog

Insights that shape the future.

Visit Our Blog

Formal Verification

Stories

Writers

Top Writers

Jin Zhang

Rimpy Chugh

Kiran Vittal

Filter

RTL Signoff vs. Functional Signoff: What’s the Difference?

BLOG Jul 01, 2025/5 min read

BLOG

RTL Signoff vs. Functional Signoff: What’s the Difference?

By Bradley Geden, Manoz Palaparthi

Tags: Multi-Die, RTL Synthesis, Static & Formal Verification, AI & Machine Learning, Debug, Physical Verification, Test, Simulation, About Synopsys, Energy-Efficient SoCs, Signoff, Design, Verification, Formal Verification

Reducing Errors and Iterations with an Enhanced Timing Constraints Signoff Flow

BLOG Mar 26, 2024/3 min read

BLOG

Reducing Errors and Iterations with an Enhanced Timing Constraints Signoff Flow

By Naveen Battu, Rimpy Chugh

Tags: Static Verification, About Synopsys, Verification, Formal Verification

SoC Design and Verification Solutions for a New Era of AI Chips

BLOG Mar 08, 2024/9 min read

BLOG

SoC Design and Verification Solutions for a New Era of AI Chips

By Kiran Vittal

Tags: AI & Machine Learning, Debug, About Synopsys, Verification, Formal Verification

Synopsys Users & Experts Come Together Again for Annual VC Formal SIG Event

BLOG Oct 01, 2023/7 min read

BLOG

Synopsys Users & Experts Come Together Again for Annual VC Formal SIG Event

By Yann Antonioli

Tags: Engineering Central, Verification, Formal Verification

Streamline Projects with Verdi and VCS Coverage Tools

BLOG Jul 12, 2023/2 min read

BLOG

Streamline Projects with Verdi and VCS Coverage Tools

By Taruna Reddy

Tags: Engineering Central, Debug, Simulation, Verification, Formal Verification

AI & Math Core Verification: Datapath Validation

BLOG Jun 25, 2023/3 min read

BLOG

AI & Math Core Verification: Datapath Validation

By Jin Zhang

Tags: Engineering Central, Verification, Formal Verification

BLOG May 08, 2023/6 min read

BLOG

How to Shift Verification Left in Low-Power Chip Design

By Avinash Palepu

Tags: Static Verification, About Synopsys, Energy-Efficient SoCs, Verification, Formal Verification

How Formal Verification Tools Enhance SoC Simulation Coverage

BLOG Nov 20, 2022/4 min read

BLOG

How Formal Verification Tools Enhance SoC Simulation Coverage

By Jin Zhang

Tags: Simulation, About Synopsys, Verification, Formal Verification

How to Protect Advanced Chip Designs from Security Breaches

BLOG Nov 09, 2022/5 min read

BLOG

How to Protect Advanced Chip Designs from Security Breaches

By Ian Land

Tags: Aerospace & Government, Silicon Lifecycle Management, Prototyping, Simulation, Design, Emulation, About Synopsys, Silicon IP, Verification, Formal Verification

What is Code Linting? - Advanced Linting & SoC Design

BLOG Oct 26, 2022/5 min read

BLOG

What is Code Linting? - Advanced Linting & SoC Design

By Rohit Kumar Ohlayan, Himanshu Kathuria, Rimpy Chugh

Tags: Static Verification, About Synopsys, Verification, Formal Verification

Power-Aware Clock Domain Crossing with STMicroelectronics

BLOG Aug 23, 2022/5 min read

BLOG

Power-Aware Clock Domain Crossing with STMicroelectronics

By Deepak Ahuja, Navneet Kumar Chaurasia

Tags: Customer Spotlight, Static Verification, About Synopsys, Verification, Formal Verification

Enhancing Chip Verification with AI and Machine Learning

BLOG Jul 12, 2022/4 min read

BLOG

Enhancing Chip Verification with AI and Machine Learning

By Rob van Blommestein

Tags: Multi-Die, Static Verification, AI & Machine Learning, Debug, Simulation, About Synopsys, HPC, Data Center, Verification, Formal Verification

Formal Verification Services Ramp Up SoC Design Productivity

BLOG Jun 21, 2022/5 min read

BLOG

Formal Verification Services Ramp Up SoC Design Productivity

By Jin Zhang

Tags: About Synopsys, Verification, Formal Verification

Leveraging Static Linting Tools - ASIC Design Challenges

BLOG May 10, 2022/7 min read

BLOG

Leveraging Static Linting Tools - ASIC Design Challenges

By Rohit Kumar Ohlayan, Rimpy Chugh

Tags: Static Verification, About Synopsys, Verification, Formal Verification

Formal Chip Design Verification in the Cloud: EDA Tools

BLOG Nov 15, 2021/6 min read

BLOG

Formal Chip Design Verification in the Cloud: EDA Tools

By Pratik Mahajan, Ahmed Elzeftawi

Tags: Cloud, About Synopsys, Verification, Formal Verification

Advancing Women in Tech Careers: Q&A with Latha Venkatachari

BLOG Nov 10, 2021/7 min read

BLOG

Advancing Women in Tech Careers: Q&A with Latha Venkatachari

By Synopsys Editorial Staff

Tags: Debug, About Synopsys, Verification, Formal Verification

ASIC Hardware Verification: Debug Challenges & Solutions

BLOG Oct 26, 2021/7 min read

BLOG

ASIC Hardware Verification: Debug Challenges & Solutions

By Kiran Vittal

Tags: Debug, Prototyping, Emulation, About Synopsys, Verification, Virtual Prototyping, Formal Verification

How Emulation Helps Find Power Bugs During SoC Verification

BLOG Jul 06, 2021/5 min read

BLOG

How Emulation Helps Find Power Bugs During SoC Verification

By Alex Wakefield

Tags: Static Verification, Simulation, Design, Emulation, About Synopsys, Energy-Efficient SoCs, Signoff, Verification, Virtual Prototyping, Formal Verification

Verifying Complex Datapath Designs with HECTOR

BLOG Feb 23, 2021/5 min read

BLOG

Verifying Complex Datapath Designs with HECTOR

By Kiran Vittal, Alfred Koelbl, Pratik Mahajan

Tags: AI & Machine Learning, Debug, About Synopsys, Verification, Formal Verification

BLOG Jun 19, 2018/2 min read

BLOG

Managing Initial State in Formal Verification for Optimal Results

By Synopsys Editorial Staff

Tags: Verification, Formal Verification

BLOG Aug 16, 2017/1 min read

BLOG

Phalanx Strategy: Applying Greek Warfare Tactics to Formal Property Verification

By Synopsys Editorial Staff

Tags: Verification, Formal Verification

1 2 3

Results per page

10 25 50

Browse by Tags

RTL Signoff vs. Functional Signoff: What’s the Difference?

Reducing Errors and Iterations with an Enhanced Timing Constraints Signoff Flow

SoC Design and Verification Solutions for a New Era of AI Chips

Synopsys Users & Experts Come Together Again for Annual VC Formal SIG Event

Streamline Projects with Verdi and VCS Coverage Tools

AI & Math Core Verification: Datapath Validation

How to Shift Verification Left in Low-Power Chip Design

How Formal Verification Tools Enhance SoC Simulation Coverage

How to Protect Advanced Chip Designs from Security Breaches

What is Code Linting? - Advanced Linting & SoC Design

Power-Aware Clock Domain Crossing with STMicroelectronics

Enhancing Chip Verification with AI and Machine Learning

Formal Verification Services Ramp Up SoC Design Productivity

Leveraging Static Linting Tools - ASIC Design Challenges

Formal Chip Design Verification in the Cloud: EDA Tools

Advancing Women in Tech Careers: Q&A with Latha Venkatachari

ASIC Hardware Verification: Debug Challenges & Solutions

How Emulation Helps Find Power Bugs During SoC Verification

Verifying Complex Datapath Designs with HECTOR

Managing Initial State in Formal Verification for Optimal Results

Phalanx Strategy: Applying Greek Warfare Tactics to Formal Property Verification

Legal