Synopsys IP for PCI Express (PCIe) 4.0

processor, chip, pcb, blue, sooners

Overview

Synopsys’ complete IP solution for PCI Express (PCIe) 4.0 operating at 16GT/s data rates enables real-time data connectivity with low-latency and high-performance for automotive, mobile, cloud computing, networking, and storage SoCs. The solution consists of silicon-proven digital controllers, PHYs, IDE Security Modules, and verification IP.

The low-power, compact IP is the industry’s first, most thoroughly tested and interoperated solution available for PCIe 4.0. Used in all the pre-FYI and FYI compliance testing, and now with multiple entries on the official PCI-SIG Integrators List for both PHY and controller, Synopsys offers the lowest risk solution supporting the key features of the PCIe 4.0 and PIPE specifications. Synopsys, the industry’s leading IP provider for PCIe, is an active member of the PCI-SIG standards organization, actively contributing to the development and adoption of the PCIe specification. overall, the Synopsys IP for PCI Express has been silicon validated in over 1800 designs with multiple hardware platforms, PHYs and PCIe verification suites, thereby reducing risk and improving time-to-market.

Video Player is loading.
Current Time 0:00
Duration 8:53
Loaded: 0%
Stream Type LIVE
Remaining Time 8:53
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected
    • en (Main), selected
      1. Now Playing
        Up NextMinimizing Latency & Area with Embedded Endpoint Controller IP for PCI Express
      2. Now Playing
        Up NextDesignWare PHY IP for PCI Express at 16GT/s and Beyond
      3. Now Playing
        Up NextPCIe 4.0 Device & Host Interoperability Between Synopsys and Mellanox
      4. Now Playing
        Up NextRAS & Debug Capabilities with DesignWare IP for PCI Express 4.0
      5. Now Playing
        Up NextArchitectural Exploration with DesignWare IP for PCI Express
      6. Now Playing
        Up NextWhat Designers Need to Know About the PCI Express 4.0 Draft 0.7 Specification
      7. Now Playing
        Up NextDesignWare IP for PCI Express 4.0 Lane Margining
      8. Now Playing
        Up NextLeveraging Debug, Error Injection and Statistics Option with DesignWare IP for PCI Express
      9. Now Playing
        Up NextPCI Express 4.0 Interoperability Between Synopsys and Teledyne LeCroy
      10. Now Playing
        Up NextSynopsys & Keysight Demonstrate DesignWare IP for 16G PCIe 4.0 Simulation and Silicon Test Results at PCI-SIG 2015
      11. Now Playing
        Up NextPCI Express 4.0 Performance at More Than 1600 MB/s