Synopsys DDR IP Videos

Complete, Silicon-Proven DDR PHY and Controller IP

Synopsys’ comprehensive DDR IP solutions include PHY IP and protocol and memory controllers. Each solution supports at least two generations of DDR standards, such as DDR3/2 and LPDDR2/3, to enable designers to more easily stay on target with their industries’ trends.

Video Player is loading.
Current Time 0:00
Duration 3:57
Loaded: 0%
Stream Type LIVE
Remaining Time 3:57
 
1x
    • Chapters
    • descriptions off, selected
    • en (Main), selected
    1. Now Playing
      Up NextSynopsys LPDDR5X Test Chip Demo Operating at a Blazing 8533 Mbps
    2. Now Playing
      Up NextWhat Designers Need to Know About DDR5 and LPDDR5
    3. Now Playing
      Up NextSynopsys and SK hynix Discuss HBM2E at 3.6Gbps
    4. Now Playing
      Up NextProduct Update: High-Performance DesignWare Memory Interface IP
    5. Now Playing
      Up NextSelecting the Right DDR Memory IP for Greatest Impact
    6. Now Playing
      Up NextTraining DIMMs to 3200 Mbps with DesignWare DDR4/3 PHY IP
    7. Now Playing
      Up NextTemperature Testing DesignWare DDR4/3 PHY IP
    8. Now Playing
      Up NextTesting 3200 Mbps DesignWare DDR4/3 PHY IP for Manufacturability
    9. Now Playing
      Up NextFast DDR Controller (uMCTL2) IP Prototyping & Integration with DesignWare IP Prototyping Kits
    10. Now Playing
      Up NextSynopsys Discusses Their New DDR4 Memory Interface IP
    11. Now Playing
      Up NextDDR Hard PHY
    12. Now Playing
      Up NextDesignWare DDR3/2 IP
    13. Now Playing
      Up NextDesignWare IP for DDR2/3 PHY & Controllers

    Additional Resources