Synopsys Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial
Synopsys Die-to-Die IP Videos
Solutions for USR/XSR and HBI Links
Silicon-proven Die-to-Die IP solution:
- USR/XSR PHY IP leverages high-speed SerDes PHY technology for up to 112Gbps per lane ultra and extra short reach links
- High-Bandwidth Interconnect (HBI) PHY IP leverages wide-parallel bus technology for up to 4Gbps per pin die-to-die connectivity with low latency
- Solutions target high-performance computing SoCs targeting hyperscale data center, AI, and networking applications
Synopsys UCIe IP Showing Excellent Die-to-Die Performance at 24GT/s
Synopsys UCIe PHY IP on N3 Process Showing Excellent Link Margins
Achieving Low Latency Die-to-Die Connectivity Using a Single Controller and PHY IP Solution
56G/112G Ethernet and Die-to-Die PHY IP Essentials
Die-To-Die Connectivity 裸片到裸片的连接
Product Update: Advances in DesignWare Die-to-Die PHY IP